RING OSCILLATOR WITH PEAKING STAGES

BACKGROUND OF THE INVENTION

TECHNICAL FIELD OF THE INVENTION

[0001] This invention relates generally to communication systems and more particularly to oscillator circuits used therein.

DESCRIPTION OF RELATED ART

Communication systems are known to transport large [0002] amounts of data between a plurality of end user devices, which, for example, include telephones, facsimile machines, computers, television sets, cellular telephones, personal digital assistants, etc. As is known, such communication systems may be local area networks (LANs) and/or wide area networks (WANs) that are stand-alone communication systems or interconnected to other LANs and/or WANs as part of a public switched telephone network (PSTN), packet switched data network (PSDN), integrated service digital network (ISDN), or Internet. As is further known, communication systems include a plurality of system equipment to facilitate the transporting of data. Such system equipment includes, but is not limited to, routers, switches, bridges, gateways, protocol converters, frame relays, and private branch exchanges.

[0003] The transportation of data within communication systems is governed by one or more standards that ensure the integrity of data conveyances and fairness of access for data conveyances. For example, there are a variety of Ethernet standards that govern serial transmissions within a communication system at data rates of 10 megabits-per-second, 100 megabits per second, 1 gigabit per second and beyond. Synchronous Optical NETwork (SONET), for example, currently provides for up to 10 gigabits per second. In accordance with such standards, many system components and end user devices of a communication system transport data via serial

transmission paths. Internally, however, the system components and end user devices may process data in a parallel manner. As such, each system component and end user device must receive the serial data and convert the serial data into parallel data without loss of information. After processing the data, the parallel data must be converted back to serial data for transmission without loss.

serial transmissions typically requires transceiver components that operate at clock speeds equal to or higher than the received serial data rate. Higher clock speeds require oscillator circuits to have gain-bandwidth products to sustain high frequency oscillations while maintaining low phase noise. High phase noise contributes to clock jitter which degrades clock recovery in high speed circuits. Higher clock speeds limit the usefulness of prior art clock recovery circuits that require precise alignment of signals to recover clock and/or data. Higher data rates require greater bandwidth for a feedback loop of the clock recovery circuits to operate correctly. Some prior art designs are bandwidth limited.

[0005] As the demand for data throughput increases, so do the demands on a high-speed serial transceiver. The increased throughput demands are pushing some current integrated circuit manufacturing processes to their operating limits. Integrated circuit processing limits (e.g., device parasitics, trace sizes, propagation delays, device sizes) and integrated circuit (IC) fabrication limits (e.g., IC layout, frequency response of the packaging, frequency response of bonding wires) limit the speed at which the high-speed serial transceiver may operate without excessive jitter performance and/or noise performance.

[0006] A further alternative for high-speed serial transceivers is to use an IC technology that inherently provides for greater speeds. For instance, switching from a CMOS process to a silicon germanium or gallium arsenide

process would allow integrated circuit transceivers to process would allow integrated circuit transcelvers to increased but at substantially increased but at substantially and effective and operate at greater of the cost of the c operate at greater speeds, but at substantially increase operate at greater speeds, but at substantially for more cost effective for more cost effective for more manufacturing costs. interration manufacturing evertem interration Currently, for most provides easier system integrations, including communication

provides easier applications, integrated circuit fahrication

commercial-grade applications, integrated circuit fahrications

commercial-grade applications. commercial-grade applications, including communication integrated circuit fabrication integrated circuit fabrication integrated circuit for wide for wide for systems, such alternate prohibitive for wide for more systems, are for one for ordinate profiles. x-1433 US Systems, such alternate integrated circuit tabrication high for widespread use.

Systems, such alternate prohibitive for widespread high inclination of the processes are too communication evertene inclination of the processes where communication evertene inclination of the processes where communication evertene inclination in the processes where communication evertene inclination in the processes where provides easier system integration. are too cost pronibilitye for including high data including high data including high data.

Modern communication systems! modern communication systems including high data including high data including high data of including plurality of typically include a plurality of typically include a plurality of include a plurality of include a plurality of including high data of include a plurality of in rate communication systems, typically include a plurality of typically include a plurality of accommunicate with each other error accommunicate with each error accommunicate with each error accommunicate error accommun clrcult poards bundled data lines; signal traces; accimore of him asta rate communications signal traces; signal traces designers of have confliction decided data lines, back planes, etc.

bundled data lines, back planes, etc.

back planes, etc.

back planes, etc.

communication

comfilering data

confilering da Accordingly designers of high data rate communication that high data rate communication goals that accordingly designers of have conflicting designers of the narricular devices transceiver the performance of the narricular devices transceiver the performance of the narricular devices to the performance of the performanc transceiver devices of the particular device.

transceiver the performance of the particular communication protocolar relate to the performance manning different communication protocolar relate to the performance manning different communication protocolar relate to the performance manning different communication protocolar relate to the performance manning design goals transceiver devices of the performance of the particular communication protocolar relate to the performance manning design goals to the performance of the particular device. relate to there are many different range from ? ARRIV rates example, exampl example, there are many that range from aerona for or of a specified for or as a specified for a specified for or as a specified for a specified for or as a specified for or as a specified for a specified for a specified ^[rooo] specified for data rates that range from 2.48832 gigabiting for oclassing appropriate for oclassing define data rates of a rate occurrence of a rate occurrence occurrenc Other known standards derine data races or 2.3 gigablts por second (XAUI).

Second (INFINIBAND) or 3.125 gigablts per voltage range of second (INFINIBAND) may energify a near voltage of second (INFINIBAND) may energy energify a near voltage of second (INFINIBAND) may energy ener second (LNFINIBANU) or 3.123 glgapits per second range of may specify a peak voltage fiee a second one protocol may specify erandard enemifiee a example, one protocol while another erandard enemifiee another erandard enemifiee a example, one protocol may specity a peak voltage range c

while another standard specifies a

another standard specifies a

while another of snn-7nn millivolts

while are range of snn-7nn millivolts

another range of snn-7nn millivol 200-400 millivolts, while another standard specifies a mirrally voltage range of 500-700 millivolts.

mutually exclusive aither cannot eatiefy these mirrally accimer aither pannot eatiefy these mirrally mutually accimer aither mannot eatiefy these mirrally mutually exclusive mirrally mutually accimer aither mannot eatiefy the mirrally mutually exclusive mirrally mirr Thus, a designer either (and therefore rate transceiver device exclusive requirements design a high data rate transceiver device) mutually exclusive voltage range of 500-100 millivolts mutually range of 500-100 millivolts.

Thus, a designer ramanta land therafore cannot aumore range of 500 million ramanta land therafore cannot aumore range of 500 million ramanta land therafore cannot aumore range of 500 million ramanta land therafore cannot aumore range of 500 million ramanta land therafore cannot aumore land therafor exclusive requirements (and therefore cannot support multiple transceiver device)

exclusive requirements design a high data rate transceiver for the protocols) or must design to the protocols or must according to the protocols adapt according to the protocols. Protocols) or must design a high data rate transceiver the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used for the that can adapt according to the protocol being used Along these lines; in anniant these minimum and anniant and anniant and anniant annian tooos1

(FPGA)

(FPGA) (FPGA) circuits are gaining in popularity for providing the described and adaptable performance described to haild one device to required flexibility and that seek to haild one device required flexibility are innered that seek to haild one device that seek to hail the seek to hail th required flexibility and adaptable performance described that to build one device that seek to build one while above for those designers multiple arother above for operate according can operate according to multiple protocols. Thus to develop an opportunity to develop an opportunity and technology affords a designer arranite anaccific designer arranite arran EPGA technology affords a designer circuits, specific designs hardware circuits, he develop affords a designer an opportunity to develop to designs specific designs and circuits, specific designs are circuits, specific designs and circuits, specific designs are specific designer and opportunity to develop to develop. above for those designers multiple protocols. communications. flexible and configurable hardware circuits, specific designs must still be developed.

flexible and configurable operations must still be developed.

for nacillator circuits within and for nacillator circuits within and for nacillator circuits within achieve the desired need for nacillator circuits within achieve there is a need for nacillator circuit. that achieve there is a need for oscillator circuits within a Accordingly. 18000]

transceiver device that achieves these design objectives. While traditional phase-locked loops include mechanical oscillators that produce an oscillation based on a current, integrated circuit designs desirably include oscillators formed from integrated circuit devices. There is a need therefore, for an integrated circuit based oscillator that provides the desired oscillations in a variable manner within specified noise constraints.

BRIEF SUMMARY OF THE INVENTION

[0009] An embodiment of the present invention includes a delay stage circuit of a ring oscillator for setting a delay value of the delay stage circuit and a corresponding frequency of operation of the ring oscillator. The delay stage circuit comprises a differential transistor pair for receiving an input oscillation signal and for producing a corresponding output oscillation signal characterized by a delay. The differential transistor pair is coupled to receive a bias signal, set by an external bias circuit, to provide a fine delay adjustment to a selectable frequency of oscillation set by an active load.

[0010] In one embodiment, the active load, comprising a pair of MOSFET devices coupled to a selectable resistive load, generates an R-C time constant of the active load that defines the delay of the differential transistor pair. A fixed capacitance is provided by the structure of the pair of MOSFET devices. Because the resistive load has selectable resistance values, the R-C time constant of the active load is adjustable. As the R-C time constant affects an amount of delay of the output oscillation signal relative to the input oscillation signal, a frequency of oscillation may be set by the resistive devices coupled within the active load.

[0011] In one embodiment, a plurality of resistive and capacitive devices are selectively coupled to the active load to define the delay of the differential transistor pair. The frequency of oscillation of the ring oscillator is a function

of the delay of each delay stage circuit of the ring oscillator as set by the selectable active loads and a function of the externally provided bias signal. The bias signal adjusts a bias level of the differential transistor pair by opening or closing at least one of a plurality of selectable switches thereby adjusting a response time and associated delay through the transistor pair. The logic to close one of the plurality of selectable switches operates under one of manual control or automatic control to select the ring oscillator frequency of oscillation.

[0012] In each embodiment of the invention, responsive to resistive and capacitive devices values, whether permanently or selectively coupled, the differential transistor pair will produce an output oscillation signal that has a peak response at an oscillation frequency that corresponds to the R-C time constant set by the resistive and capacitive values.

BRIEF DESCRIPTION OF THE DRAWINGS

- [0013] Figure 1 is a schematic block diagram of a programmable logic device that includes programmable logic fabric and a plurality of programmable multi-gigabit transceivers (PMGTs) and a control module;
- [0014] Figure 2 is a schematic block diagram of one embodiment of a representative one of the programmable multigigabit transceivers;
- [0015] Figure 3 illustrates an alternate schematic block diagram of a representative one of the programmable multigigabit transceivers;
- [0016] Figure 4A illustrates a schematic block diagram of the programmable receive PMA module that includes a programmable front-end, a data and clock recovery module, and a serial-to-parallel module;
- [0017] Figure 4B illustrates a schematic block diagram of a programmable transmit PMA module that includes a phase locked loop, a parallel-to-serial module, and line driver;

[0018] Figure 5 is a schematic block diagram of a ring oscillator according to an embodiment of the present invention;

- [0019] Figure 6 is a schematic block diagram of an NMOS delay stage circuit according to one embodiment of the present invention;
- [0020] Figure 7 is a schematic block diagram of the delay stage of Figure 6 illustrating the adjustment of selectable resistive load R_L to set an oscillation frequency;
- [0021] Figure 8 is a schematic block diagram illustrating gate-to-source capacitance in an N-channel MOSFET;
- [0022] Figure 9 is a graph of an NMOS delay stage frequency response according to one embodiment of the present invention;
- [0023] Figure 10 is a schematic block diagram of an alternate embodiment of the present invention;
- [0024] Figure 11 is a schematic block diagram of a PMOS delay stage circuit according to an alternate embodiment of the present invention;
- [0025] Figure 12 is a graph of a PMOS delay stage response according to one embodiment of the present invention; and
- [0026] Figure 13 is a flow chart of a method according to one embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0027] Figure 1 is a schematic block diagram of a programmable logic device 10 that includes programmable logic fabric 12, a plurality of programmable multi-gigabit transceivers (PMGTs) 14-28 and a control module 30. The programmable logic device 10 may be a programmable logic array device, a programmable array logic device, an erasable programmable logic device, and/or a field programmable gate array (FPGA). When the programmable logic device 10 comprises an FPGA, the programmable logic fabric 12 may be implemented as a symmetric array configuration, a row-based configuration, a sea-of-gates configuration, and/or a

hierarchical programmable logic device configuration. The programmable logic fabric 12 may further include at least one dedicated fixed processor, such as a microprocessor core, to further facilitate the programmable flexibility offered by programmable logic device 10.

[0028] The control module 30 may be contained within the programmable logic fabric 12 or it may be a separate module. In either implementation, control module 30 generates control signals to program transmit and receive sections of each of the PMGTs 14-28. In general, each of the PMGTs 14-28 performs a serial-to-parallel conversion on receive data and performs a parallel-to-serial conversion on transmit data. The parallel data may be, for instance, 8-bits wide, 16-bits wide, 32-bits wide, or 64-bits wide.

[0029] Typically, the serial data will be a 1-bit stream of data that may be a binary level signal, multi-level signal, etc. Further, two or more programmable multi-gigabit transceivers may be bonded together to provide greater transmitting speeds. For example, if PMGTs 14, 16 and 18 are transceiving data at 3.125 gigabits-per-second, the PMGTs 14, 16 and 18 may be bonded together such that the effective serial rate is approximately 3 times 3.125 gigabits-per-second.

[0030] Each of the programmable multi-gigabit transceivers 14-28 may be individually programmed to conform to separate standards. In addition, the transmit path and receive path of each programmable multi-gigabit transceiver 14-28 may be separately programmed such that the transmit path of a transceiver is supporting one standard while the receive path of the same transceiver is supporting a different standard. Further, the serial rates of the transmit path and receive path may be programmed, for example, from 1 gigabit-persecond to tens of gigabits-per-second. The size of the parallel data in the transmit and receive sections, or paths, is also programmable and may vary, for instance, from 8-bits, 16-bits, 32-bits, or 64-bits.

rigure 2 is a schematic block diagram of one multithe programmable multithe programmable the programmabl embodiment of a representative one of the programmable militions of a representative one of the programmable of th gigabit transceivers 14-28. As shown, programmable nhvsical includes a programmable nhvsical arrowrammable nhvsical includes a programmable nhvsical includes a progr multi-glabit transcelver includes a programmable physical a programmable physical a programmable interface a programmable physical approgrammable physical appropriate physical media attachment (PCS) module 34, a programmable interface media attachment (PCS) module 34, a programmable interface a programmable interface a programmable interface interface interface a programmable interface interface a programmable interface interface interface a programmable interface interface interface a programmable interface interface a programmable interface interface a programmable interfac coding sub-layer (PCS) module 34, a programmable intertace and register 45 and sub-layer (PCS) module 34, a programmable register 45 and regis x-1433 US 36, a control module 35, a PMA memory mapping register 4. April module 35, based on the for the individual records a pcs register 55. a PCS register 55. The control module 35, based on the individual programmade a progra desired mode of operation for the individual programmed a programmed individual programmed a programmed for the individual programmed a programmed serialization and the individual programmed a programmed serialization and individual programmed serialization serial setting 64, a receive pNA PCS interface setting 62, a logic interface setting 60, and a logic interface setting 60, and a genarate device setting 60, and a genarate device setting 60, and a genarate device setting 64, a receive pNA PCS interface setting 64, a receive pNA PCS interface setting 64, a receive pNA PCS interface setting 62, a logic interface setting 60, and a logic interface setting 60, and a logic interface setting 60, and a genarate device setting 60, and a gena deserialization setting bb, a programmed setting 62, a interface setting 62, a interface and a logic interface and a logic interface setting 64, a receive programmed setting 64, a receive rescale carting 64 and programmed setting 64, a receive rescale carting 64, a receive re setting 58. The control module 35 may be a separate device or within each of the programmable within the control module 35 may be a separate device or control module 35 may be a separate device or separate device device or separate device or separate device or separate device device device or separate device within each of the programmable multi-gigabit transceivers on the programmable multi-gigabit transceivers on the control module 30 module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included partially or entirely within the control module 30 included and In either embodiment of the control module 35, the manifest of the control module 35, the manifest of the control module 35, the manifest of the control module 35, the mod meither embodiment of the control module 35, the control module 35, the real module 30 determines the module 30 determines the control module 30 determines the logic device control module and it inner for the logic device control module and it inner for the corresponding overall desired operations of the control module 35, the control module 30 determines the control module 30, determi programmable logic device control module of conditions for the corresponding overall desired operating rha corresponding and programmable logic device to any the conditions for corresponding overall desired operating conditions for the multi-dimanit and provides the corresponding overall desired operating conditions for animality overall desired operating conditions for animality overall desired operating conditions for animality of the corresponding overall desired operating normality of the corresponding overall desired operating normality of the corresponding overall desired operating conditions for the corresponding conditions for the corresponding conditions for the corresponding conditions for the corresponding overall desired operating conditions for the corresponding overall desired operating conditions for animality of the corresponding overall desired operating conditions and provides the corresponding overall desired operating conditions and provides and provides and provides and provides of the corresponding overall desired operating overall desired operations of the corresponding overall desired operations of the corresponding overall desired operations of the corresponding operations operations of the corresponding operations of the corres Programmable logic device 10 and provides the corresponding the corresponding programmable multi-gigabit and provides which renerated the corresponding parameters for a given programmable which renerated the control module 35 which renerated the corresponding to the corres setting 58. operating parameters control module 35, which generates the transceiver to its control module 36, which generates the transceiver to the transceiv of Figure 1. The Programmable physical media attachment (PMA) The programmable physical media attachment (PMA) and module 38 and transmit PMA module 38 and The programmable transmit PMA module a programmable transmit pma module 40.

The programmable physical media attachment (PMA) module 40. module 32 includes a programmable transmit PMA module 38 module 30.

module 32 includes a programmable 40.

module 32 includes 40.

module 33 includes 40.

module 34 includes 40.

module 35 includes 40.

module 35 includes 40.

module 36 includes 40.

module 37 includes 40.

module 38 includes 40.

module a programmable receive PMA module 40. The programmable on the programmable receive PMA module 40. The programmable receive PMA module 40. The described in greater on the programmable receive PMA module 40. transmit PMA module 38, which will be described in greater to which will be described in greater to attack the figure as into transmit serial date detail with reference harallel date detail with reference to are less than the figure as into transmit serial date detail with reference to are less to remain the figure as a fine of the figure a detail with reference to Figure 48 into transmit serial data detail with reference with the programmed early ration eatring transmit parallel data around transmit parallel data around transmit parallel data around the programmed early ration eatring transmit parallel data around the programmed early reference with the programmed early ration eatring the programmed early ration eatring the programmed early ration eatring the programmed early reference to Figure 4B, is operably coupled to transmit serial data around the programmed early ration eatring eatring eatrin convert transmit parallel data 48 into transmit serial data the programmed serialization setting accordance with the programmed serialization of the programmed serialization of the programmed serialization of the programmed serialization setting serialization setting se settings 58-66. n accordance with the programmed setting so the decired rate of the programmed setting so the decired rate of the decired rate The programmed serialization setting 64 indicates the fate of the desired transmit serial data and the data width of the desired ransmit has and the desired transmit has a fate of the transmit desired rate of the transmit serial data 48, and the data width of pmm desired rate of the transmit parallel data 48, and the data width of the transmit parallel data 48. The pmm of the transmit parallel data 48. The transmit parallel data 48. of the transmit parallel data 48. The programmable receive aprial of the transmit parallel data 48. The programmable receive aprial of transmit parallel data 48. The programmable transmit parallel data 48. transmit parallel data 48. The programmable receive serial data to convert receive serial module 40 is operably

```
52 into receive parallel data man aromanament for into receive parallel of the programment of the programmen
                                                             54 based on the programmed for the programmed on the programmed of the programmed of
                                                                                    deserialization setting 66. The race of the race of harallal data saturday for the race of the race of
                                                                                                           setting 66 indicates the receive parallel data man phia mamn's the desired rate of the receive narallel data who parallel the desired rate of the receive narallel data who parallel data who pa
                                                                                                                                      the desired rate of the receive parallel data 54, and the receive parallel data 54. The PMA memory the desired rate of the receive parallel data 54. The programmed serial zarion the desired rate of the receive parallel data programmed serial zarion at a mapping register 45 may store the programmed serial zarion data width of the may store the programmed serial zarion data width of the may store the parallel data 54.
                                                                                                                                                         data width of the receive parallel data 54.

The programmed serialization for the receive parallel data 54.

The programmed serialization for the programmed serialization for the programmed serialization for the receive parallel data 54.

The programmed serialization for the programmed secrialization for the programmed secretarily for the programmed secritarily for the programme
                                                                                                                                                                                    mapping register 45 may store the programmed serialization setting force the programmed deserialization on a programmed deserialization of a programmed deserialization of a programmed deserialization of a programmed deserialization of a programmed deserialization setting for a programmed deserialization of a programm
x-1433 US
                                                                                                                                                                                                                                                                                                                                                                                                                                                         and the programmable physical coding sub-layer (PCS)
                                                                                                                                                                                                                                  The programmable physical coding sub-layer (PCS) and reprogrammable physical coding sub-layer (PCS) and transmit PCS module 42 and transmit PCS module a programmable transmit pcs module 44 man programmable approgrammable approgrammable approgrammable approgrammable physical coding sub-layer (PCS) and programmable approgrammable approgrammable physical coding sub-layer (PCS) and programmable approgrammable appropriet approp
                                                                                                                                                                                                                                                             module 34 includes a programmable transmit pcs module 44.

module 34 includes a programmable transmit data words 46 for a programmable receive received transmit data words 46 for a programmable received transmit data words 46 for a programmable received transmit data words 46 for a programmable received transmit data words 47 for a programmable transmit data words 48 for a programmable 49 for a progra
                                                                                                                                                                                                                                                                                    a programmable receive PCS module 44. The programmable from transmit data words 46 from transmit pcs module 42 receives transmit the nromrammable transmit pcs module 42 receives via the nromrammable transmit pcs module 10 rote fabric 12 via the nromrammable transmit transmit pcs module 10 rote fabric 12 via the nromrammable transmit transmit pcs module 44. The programmable from the nromrammable transmit pcs module 44. The programmable from the nromrammable transmit pcs module 44. The programmable from the nromrammable transmit data words words 46 from the programmable transmit data words words transmit the nromrammable transmit pcs module 44. The nromrammable transmit data words transmit the nromrammable transmit transmit pcs module 42 receives to the nromrammable transmit transmit pcs module 42 receives to the nromrammable transmit transmit pcs module 42 receives to the nromrammable transmit pcs module 44 receives to the nromrammable trans
                                                                                                                                                                                                                                                                                                               transmit pus module 42 receives transmit data words 4b transmit programmable transmit programmable appropriate the programmable and converte them into the programmable and converte them.
                                                                                                                                                                                                                                                                                                                                      the programmable logic tabric into the transmit parallel into programmable converts them transmit parallel interface 36 and converts them transmit parallel interface 36 and converts the transmit parallel into programmable interface 36 and converts the transmit parallel into programmable into parallel into programmable into parallel in
                                                                                                                                                                                                                                                                                                                                                             intertace 36 and converts them into the transmit parallel transmit parallel interface with the transmit parallel transmit parallel interface and converts them transmit parallel transmit parallel interface and converts them transmit parallel interface action of the transmit parallel interface interface action of the transmit parallel t
                                                                                                                                                                                                                                                                                                                                                                                                           setting 60.

The transmit transmit data words 46; 2-hyree

setting 60.

The transmit transmit data 2-hyree

indicates the rate words 10 "

indicates the ranemit data words 10 "
                                                                                                                                                                                                                                                                                                                                                                                        data 48 in accordance with the transmit pMA_PCS interface setting the transmit pMA_PCS interface setting the setting accordance with the transmit data words and transmit transmit data words after the transmit data words are setting to the rate of the transmit data words are transmit data words
                                                                                                                                                                                                                                                                                                                                                                                                                                  indicates the rate of the transmit data words 46, 3-bytes, 4-

indicates the rate words (e.g., transmission rate of the transmit data words transmit data words transmission rate of the transmit data words (e.g., transmission rate of the transmit data words).
                                                                                                                                                                                                                                                                                                                                                                                                                                                         Dyces and the corresponding transmission rate of the pcs and the corresponding transmission rate of the pcs and the corresponding transmitation and the corresponding transmit parallel data 48.

The receive narallel data 48.

The receive narallel data 44 converts the receive narallel data 45 converts the receive narallel data 46 converts the receive narallel data 48 conver
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           transmit parallel data the receive with the receive module 44 converts to accordance with the module 44 converts for accordance with the receive parallel data for the module 44 converts for accordance with the receive parallel data and produce the firm accordance with the receive parallel data and produce the firm accordance with the receive parallel data and produce the receive programmable receive pcs into receive programmable receive pcs into receive parallel data satisfies the parallel data and produce the receive pa
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         data words 56 in accordance with the receive pNA PCS setting narallel data 54 the receive pNA PCS setting 154 the receive pNA PCS interface data 54 the receive pNA PCS interface data 54 the receive pNA PCS interface data 54 the receive narallel data 55 the receive narallel data 54 the receive narallel data 55 the receive narallel data 56 the receive narallel data 57 the receive narallel data 57 the receive narallel data 58 the receive narallel dat
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      module 44 converts the receive parallel data 54 into 7 man randistr pma pro interface data words 56 in accordance with the receive pma pro interface data words 56 in 67
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    interface setting 62. The receive PMA PCS interface data 54

The width of the receive PMA PCS interface data 54

The width of the receive PMA PCS interface data 54

The width of the receive PMA PCS interface data 54

The width of the receive PMA PCS interface data 54

The width of the receive PMA PCS interface data 54

The width of the receive PMA PCS interface data 54

The width of the receive PMA PCS interface data 54

The width of the receive PMA PCS interface data 54

The receive PMA PCS interface data 54

The width of the receive PMA PCS interface data 54

The receive PMA PCS interface data 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           62 indicates the rate at which the receive parallel data shown the receive parallel the which the receive parallel the whole the receive have and the whole the receive have a whole the receive the rate of the receive have a whole the receive have a whole the receive parallel data shown the receive parallel the whole which the receive parallel the whole shown the receive parallel the whole shown the receive parallel data shown the receive parallel the whole shown the receive parallel data shown the receive parallel the whole shown the receive parallel data shown the receiv
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      will be received, the width of the receive parallel data 54, words the width of the receive data words 56 and the word the receive data words 56.

Will be received, the receive data words 56.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  the logic of the logic of the logic of the receive data words 35 also generates the logic of the receive data words 35 also generates the logic of the receive data words 35 also generates the logic of the receive data words 35 also generates the logic of the receive data words 36.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   uusol module oo also generates the logic the rates at which the that provides the rates at which remains as an armonism as an armonism as a morae of the control that provides as a morae of module of the rates at which remains as a morae of the rates at which remains as a morae of the rates at which remains as a morae of the rates at which remains a module of the rates are module of the rates at which remains a module of the rates are module of the rates and remains a module of the rates are module of the rates and remains a module of the rates are module of the rates and remains a module of the rates are module of the rates are module of the rates and remains a module of the rates are module of the rates 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          intertace setting by that provides the rates at which the more that provides the rates at will be will work that provides data words fahring the and receive data words fahring transmit data words aromanahie transmit data words aromanahie transmit data with the aromanahie transmit data words the aromana
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             transmit data words 46 and receive data words 56 will be that logic fabric 12.

transmit data words programmable received from the transceived with the program as the transceived with data words 46 may be received transceived with data words 46 may be received transceived with data words 46 may be received transceived with the program to the transceived with the transceived with the program to the transceived with the transceived with the program to the tran
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     size of the receive data words 56.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               the transmit data words to have a a different rate are arounded to the around the around
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            transcelved with the programmable received from the transmit data words 46 may be received to the the transmit data words as farming 12 at a different rate the transmit data words as farming 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Programmable logic fabric 12 at a different rate than the programmable logic

programmable logic fabric 12 at a different rate than the programmable logic

programmable logic fabric 12 at a different rate than the programmable logic

fabric 12 at a different rate than the programmable logic

fabric 12 at a different rate than the programmable logic
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  As one of average skill in the art will appreciate on modula of average skill in the art will appreciate of av
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               100351
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                fabric 12.
```

PCS module 34 may be individually programmed to support a desired data transfer rate. The data transfer rate may be in accordance with a particular standard such that the receive path, i.e., the path through programmable receive PMA module 40 and the programmable receive PCS module 44 may, be programmed in accordance with one standard, while the transmit path, i.e., the path through the programmable transmit PMA module 38, may be programmed in accordance with the same or another standard.

[0037] Figure 3 illustrates an alternate schematic block diagram of a representative one of the PMGTs 14-28. In this embodiment, the PMGTs 14-28 include a transmit section 70, a receive section 72, the control module 35 and the programmable interface 36. The transmit section 70 includes the programmable transmit PMA module 38 and the programmable transmit PCS module 42. The receive section 72 includes the programmable receive PMA module 40 and the programmable receive PCS module 44.

In this embodiment, the control module 35 separately programs the transmit section and the receive section via transmit setting 74 and receive setting 76, respectively. The control module 35 also programs the programmable interface 36 via the logic interface setting 58. Accordingly, the control module 35 may program the receive section 72 to function in accordance with one standard while programming the transmit section 70 in accordance with the same or another standard. Further, the logic interface setting 58 may indicate that the transmit data words 46 are received from the programmable logic fabric 12 at a different rate than the receive data words 56 are provided to the programmable logic fabric 12. As one of average skill in the art will appreciate, the programmable interface 36 may include a transmit buffer and a receive buffer, and/or an elastic store buffer to facilitate the providing and

receiving of transmit data words 46 and receive data words 56 to and from the programmable logic fabric 12.

[0039] Figure 4A illustrates a schematic block diagram of the programmable receive PMA module 40 that includes a programmable front-end 100, a data and clock recovery module 102, and a serial-to-parallel module 104. The programmable front-end 100 includes a receive termination circuit 106 and a receive amplifier 108. The data and clock recovery module 102 includes a data detection circuit 110 and a phase locked loop 112. The phase locked loop 112 includes a phase detection module 114, a loop filter 116, a voltage controlled oscillator (VCO) 118, a 1st divider module 120, and a 2nd divider module 122.

[0040] The programmable front-end 100 is operably coupled to receive the receive serial data 52 and produce amplified and equalized receive serial data 124 therefrom. To achieve this, the receive termination circuit 106 is programmed in accordance with a receive termination setting 126 to provide the appropriate termination for the transmission line between the programmable receive PMA module 40 and the source that originally transmitted the receive serial data 52. receive termination setting 126 may indicate whether the receive serial data 52 is a single-ended signal, a differential signal, may indicate the impedance of the transmission line, and may indicate the biasing of the receive termination circuit 106. For a more detailed discussion of the receive termination circuit 106, refer to co-pending patent application by Charles W. Boecker et al. entitled RECEIVER TERMINATION NETWORK AND APPLICATION THEREOF, having a filing date the same as the present patent application. This co-pending application is incorporated by reference, herein.

[0041] The receive termination circuit 106 further biases the receive serial data 52 and provides the bias adjusted signal to the receive amplifier 108. The equalization and gain settings of the receive amplifier 108 may be adjusted in

accordance with equalization setting 128 and amplification setting 130, respectively. Further description of the receiver amplifier 108 may be found in co-pending patent application by William C. Black et al. entitled ANALOG FRONT-END HAVING BUILT-IN EQUALIZATION AND APPLICATIONS THEREOF, having a filing date the same as the present patent application. This co-pending application is incorporated by reference, herein. Note that the receive termination setting 126, the equalization setting 128, and the amplification setting 130 are part of the programmed descrialization setting 66 provided by the control module 35.

[0042] The data and clock recovery module 102 and the phase detection module 114 of phase-locked loop 112 receive the amplified and equalized receive serial data 124. phase detection module 114 has been initialized prior to receiving the amplified and equalized receive serial data 124 by comparing the phase and/or frequency of a reference clock 86 with a feedback reference clock produced by divider module 120. Based on this phase and/or frequency difference, the phase detection module 114 produces a corresponding current that is provided to loop filter 116. The loop filter 116 converts the current into a control voltage that adjusts the output frequency of the VCO 118. The divider module 120, based on a serial receive clock setting 132, divides the output oscillation produced by the VCO 118 to produce the feedback signal. Once the amplified and equalized receive serial data 124 is received, the phase detection module 114 compares the phase of the amplified and equalized receive serial data 124 with the phase of the feedback signal, and produces a current signal based on the phase difference.

[0043] The phase detection module 114 provides the current signal to loop filter 116, which converts it into a control voltage that controls the output frequency of the voltage controlled oscillator 118. At this point, the output of the voltage controlled oscillator 118 corresponds to a recovered clock 138 in steady state operation. The recovered clock 138

is provided to the divider module 122, the data detection circuit 110 and to the serial-to-parallel module 104. The data detection circuit 110 utilizes the recovered clock 138 to produce recovered data 136 from the amplified and equalized receive serial data 124. The divider module 122 divides the recovered clock 138, in accordance with a parallel receive and programmable logic clock setting 134, to produce a parallel receive clock 94 and a programmable logic receive clock 96. Note that the serial receive clock setting 132 and the parallel receive and programmable logic clock setting 134 are part of the programmed deserialization setting 66 provided to the programmable receive PMA module 40 by the control module 35.

- [0044] The serial-to-parallel module 104, which may include an elastic store buffer, receives the recovered data 136 at a serial rate in accordance with the recovered clock 138. Based on a serial-to-parallel setting 135 and the parallel receive clock 94, the serial-to-parallel module 104 outputs the receive parallel data 54. The serial-to-parallel setting 135, which may be part of the programmed deserialization setting 66, indicates the data rate and data width of the receive parallel data 54.
- [0045] Figure 4B illustrates a schematic block diagram of a programmable transmit PMA module 38 that includes a phase locked loop 144, a parallel-to-serial module 140, and a line driver 142. The phase locked loop 144 includes a phase detection module 146, a loop filter 148, a voltage controlled oscillator (VCO) 150, a divider module 154, and a divider module 152.
- [0046] The phase detection module 146 compares the phase and/or frequency of the reference clock 86 with the phase and/or frequency of an output produced by divider module 154. The phase detection module 146 generates a current signal to represent the phase and/or frequency difference between the reference clock 86 and the feedback oscillation. The loop filter 148 converts the current signal into a control voltage

that regulates the output oscillation produced by the VCO 150. Divider module 154, based on a serial transmit clock setting 158, divides the output oscillation of the VCO 150, which corresponds to a serial transmit clock 92, to produce the feedback oscillation. Note that the serial transmit clock setting 158 may be part of the programmed serialization setting 64 provided to the programmable transmit PMA module 38 by the control module 35.

- [0047] Divider module 152 receives the serial transmit clock 92 and, based on a parallel transmit and programmable logic clock setting 160, produces a parallel transmit clock 88 and a transmit programmable logic clock 90. The parallel transmit and programmable logic clock setting 160 may be part of the programmed serialization setting 64.
- [0048] The parallel-to-serial module 140 receives the transmit parallel data 48 and produces therefrom a serial data stream 156. To facilitate the parallel-to-serial conversion, the parallel-to-serial module 140, which may include an elastic store buffer, receives a parallel-to-serial setting to indicate the width of the transmit parallel data 48 and the rate of the transmit parallel data, which corresponds to the parallel transmit clock 88. Based on the parallel-to-serial setting, the serial transmit clock 92 and the parallel transmit clock 88, the parallel-to-serial module 140 produces the serial data stream 156 from the transmit parallel data 48.
- [0049] The line driver 142 increases the power of the signals forming serial data stream 156 to produce the transmit serial data 50. The line driver 142, which is described in greater detail in co-pending patent applications related applications listed above and having the same filing date as the present application, may be programmed to adjust its pre-emphasis settings, slew rate settings, and drive settings via a pre-emphasis control signal 161, a pre-emphasis setting signal 162, a slew rate setting signal 164, an idle state setting 165 and a drive current setting 166.

The pre-emphasis control signal 161, the pre-emphasis setting signal 162, the slew rate setting signal 164, the idle state setting 165 and the drive current setting 166 may be part of the programmed serialization setting 64. As one of average skill in the art will appreciate, while the diagram of Figure 4B is shown as a single-ended system, the entire system may use differential signaling and/or a combination of differential and single-ended signaling.

Figure 5 is a schematic block diagram of a ring oscillator according to an embodiment of the present invention. A ring oscillator, as is known to one of average skill in the art, utilizes a plurality of delay stages to provide a loop gain equal to or greater than one and a 180 degree phase shift between an input and an output, thereby sustaining oscillation. As can be seen in Figure 5, a ring oscillator 170 includes a plurality of delay stage circuits, namely, delay stage circuits 174, 178 and 182, to provide the necessary phase shift and delay to sustain oscillation. Frequency control logic 192 operably couples a frequency control signal to each delay stage circuit. As will be described in the following figures, frequency control logic 192 selectively adjusts a resistive load in each delay stage circuit to set a ring oscillator delay value and, therefore, a selected oscillation frequency. Each delay stage circuit also produces a peak amplitude at the selected oscillation frequency thereby providing the gain necessary to sustain oscillation. As can also be seen in Figure 5, a feedback loop is created by coupling an output oscillation signal from delay stage circuit 182 to an input of delay stage circuit 174. The output of delay stage circuit 174 is coupled, in turn, to an input of delay stage circuit 178. An output of delay stage circuit 178 is coupled to an input of delay stage circuit 182 to complete the feedback loop. The output oscillation signal is further coupled to a buffer 190, which presents a high impedance to the ring oscillator and also amplifies the output oscillation signal. An external bias

circuit 186 produces bias signals to the delay stage circuits to bias them in an active operating region and to provide a fine control on the delay of each delay stage circuit.

Ring oscillators can be used as a voltage controlled oscillator (VCO) in a phase-locked loop (PLL), such as PLL 112 of Figure 4A (OR PLL 144 OF FIG. 4B). When used in a PLL, external bias circuit 186 receives a control voltage from a loop filter of the PLL. The control voltage is proportional to the phase difference between a reference clock and the output of the ring oscillator to the control voltage in one embodiment of the invention. Generally, the control voltage magnitude corresponds to a specified frequency of oscillation. Accordingly, changes in the control voltage result in corresponding changes in the bias signals produced to the delay stage circuits therefore resulting in a corresponding change in the delay provided by the delay stage circuits. The change in delay time results in a change of oscillation frequency of the ring oscillator. The control voltage coupled to external bias circuit 186, therefore, adjusts the delay of the delay stage circuits to phase lock the output oscillation signal to the reference signal.

[0052] Although three delay stage circuits are shown in Figure 5, the number of delay stages can be any number as long as they produce the required loop gain and phase shift from the input oscillation signal to the output oscillation signal. In one embodiment of the present invention, six delay stage circuits are used to produce the required phase shift and desired oscillation frequency. Generally, the period of the oscillation frequency is twice the total delay of the ring oscillator circuit.

[0053] Figure 6 is a schematic block diagram of an NMOS delay stage circuit according to one embodiment of the present invention. A delay stage circuit 194 can be used for any of delay stage circuits 174-182 of Figure 5. A differential transistor pair 198 comprises MOSFET transistors

M1 and M2, receives an input oscillation signal and produces an output oscillation signal that is delayed relative to the input oscillation signal. The total delay through the ring oscillator will be the delay through each delay stage circuit multiplied by the number of delay stage circuits in the ring . oscillator. An active load 202, coupled to each drain of the differential transistor pair 198, provides level shifting from input to output and additionally provides a peaking function at the oscillation frequency. Active load 202 comprises a pair of MOSFET devices (load transistors), namely, MOSFETs M3 and M4, coupled between differential transistor pair 198 MOSFET transistor drains and a supply. A selectable resistive load R is coupled between the supply and the gates of MOSFET devices M3 and M4, respectively. A capacitance Cgs is shown coupled between the gate and source of MOSFET devices M3 and M4. As is known to one of average skill in the art, capacitance Cgs is an internal gate-tosource capacitance of the MOSFET device. For the purposes of discussion, however, capacitance Cgs is shown as a separate element connected to MOSFET devices M3 and M4.

Selectable resistive load R, when coupled to internal gate-to-source capacitance of MOSFETs M3 and M4, produces a desired R-C time constant to set the input-output delay of the differential transistor pair 198. The R-C time constant set by the selectable resistive load R, and the gate-to-source capacitance of each delay stage defines the total phase shift and, therefore, the oscillation frequency of the ring oscillator. Normal manufacturing processes produce slight variations in device values so the R-C values form a coarse frequency control and provide for a frequency of operation. A bias signal produced by external bias circuit 186 based on a control voltage from an external circuit (typically from a loop filter in a PLL circuit) effectively forms a fine frequency control to shift the oscillation frequency around the oscillation point defined by R, and Cgs.

[0055] As can be seen in Figure 6, the output oscillation signal is coupled to one terminal of capacitance Cgs, which is in turn coupled to a resistor of selectable resistive load (collectively " $R_{\rm L}$ "). This forms an effective high pass filter which further causes a peak response at a frequency of oscillation determined by $R_{\rm L}$ and Cgs. To change the frequency of oscillation, selectable resistive load $R_{\rm L}$ is adjusted, in one embodiment of the invention, from approximately 75 Ohms to over 3,000 Ohms thereby defining a range of oscillation frequencies from 2.5 GHz to 5 GHz. [0056] Figure 7 is a schematic block diagram of the NMOS delay stage circuit of Figure 6 illustrating the adjustment of selectable resistive load $R_{\rm L}$ to set an oscillation

delay stage circuit of Figure 6 illustrating the adjustment of selectable resistive load R_L to set an oscillation frequency. As can be seen in Figure 7, selectable resistive load 204 has been replaced with a plurality of parallel coupled resistors, namely, resistors R1, R2, R3 and R4. Resistors R2, R3 and R4 may be formed as resistor configured MOSFETs or as traditional resistive elements. Resistors R2, R3 and R4 are switched into the delay stage circuit by selectable switches S1, S2 and S3 by frequency control logic 192. Selectable switches S1, S2, and S3 are MOSFET devices controlled by logic signals from frequency control logic 192 in the described embodiment, though other switching devices may readily be used. When biased into the triode region, the selectable switches (MOSFET devices) have a very low resistance, and when biased to an off condition have a very high resistance thereby effectively connecting the parallel coupled resistors into and out of the delay stage circuit.

[0057] Parallel coupled resistors R1 through R4 are further scaled for desired operating frequencies when selectively coupled to capacitance Cgs. Resistors R1 are permanently connected while resistors R2, R3 and R4 are selectively coupled in parallel to resistors R1 to selectively adjust a total resistive value (to reduce total resistance in the configuration as shown). Frequency control logic 192 selects resistors R2, R3, and R4 in pairs to set

the R-C time constant of the delay stage. For example, when frequency control logic 192 closes a switch to select resistors R2, it closes the S1 switch connected to MOSFET devices M3 and M4. When frequency control logic 192 selects one of the parallel coupled resistors thereby setting a coarse operating frequency, external bias circuit 186 provides a fine frequency adjustment by adjusting the operating current through MOSFET devices M1 and M2 of differential transistor pair 198. The operation of frequency control logic 192 may be one of manual operation or automatic operation as is known to one of average skill in the art.

[0058] Figure 8 is a schematic block diagram illustrating gate-to-source capacitance in an N-channel MOSFET. capacitor is formed when two parallel plate conductors separated by an insulator are charged with a voltage potential. The capacitance is directly proportional to the area of the parallel plates and inversely proportional to the distance separating the parallel plates. As shown generally at 206, the NMOS channel MOSFET is formed by depositing two heavily doped n-type (n+) regions on a p-type substrate. An insulating oxide layer is deposited on the p-type substrate connecting the two n+ regions. A conducting material is deposited on the oxide layer to create the gate. The source and drain are created by depositing a conductive material over the two n+ regions.

[0059] When a positive voltage is applied to the gate, a conductive channel is formed in the p-type substrate beneath the oxide layer thereby creating a conduction channel between the drain and source. As can be seen in detail A, this creates a pair of parallel conductors (gate and channel) separated by an insulator (dielectric) (oxide layer), i.e., a capacitor. The capacitance of the gate-to-source capacitor is directly proportional to the width and length of the channel and inversely proportional to the oxide layer thickness. In one embodiment of the invention, the width of the channel is formed to be 100 microns, while the length of the channel is

formed to be 0.3 microns so as to yield a more predictable capacitive value than is provided by the minimum capacitive value of typical IC processes.

[0060] When MOSFET 206 is biased in the triode region, the channel is substantially of uniform depth from drain-to-source thus forming a gate-to-source capacitance and a gate-to-drain capacitance. The MOSFET of an embodiment of the present invention is biased in the saturation region. As is known to one of average skill in the art, the saturation region channel is tapered from drain to source with the drain end of the channel substantially pinched off. Therefore, the capacitance formed by the gate and channel is almost entirely due to the gate-to-source capacitance.

Figure 9 is a graph of an NMOS delay stage frequency response according to one embodiment of the present invention. As can be seen in Figure 9, a plurality of frequency response peaks represents the coarse frequency control as selected by frequency control logic 192 of Figure The feed forward affect of capacitance Cgs and the resulting high pass filter formed by Cgs and the parallel coupled resistors produces the peak response at the oscillation frequency. The cell can be configured so the low frequency gain is less than one while providing gain greater than one at the oscillation frequency. The oscillation frequency may also be increased or decreased based on changes in the bias signal produced by external bias circuit (external bias circuit 186 of Figure 5). Also illustrated in Figure 9 is a frequency response curve of the NMOS delay stage circuit without the feed forward signal from capacitance Cgs. The gain of this response curve rolls off at higher frequencies rendering the circuit unable to sustain oscillations.

[0062] In one embodiment of the invention, the parallel coupled resistors are selected, in conjunction with typical values of the gate-to-source capacitance, to produce oscillation frequencies of 2.5, 3.125, 4.0 and 5.0 GHz. As

can be further seen, without the feed forward signal due to Cgs, the output oscillation signal would roll off at higher frequencies. With the feed forward signal, however, the output amplitude peaks as a function of frequency with a gain of approximately 4 times that of the peak without the feed forward signal. This peaking has several benefits including its usefulness in noise reduction.

[0063] Figure 10 is a schematic block diagram of an alternate embodiment of the present invention. Referring now to Figure 10, a PMOS delay stage circuit comprises a differential transistor pair 208, comprising MOSFET transistor M5 and M6, coupled to receive an input oscillation signal and to produce therefrom an output oscillation signal characterized by a delay relative to the input oscillation signal. An active load 210 is further coupled to the drains of differential transistor pair 208. Active load 210 comprises current mirrors and selectable loads 212 and 212' coupled to each of the drains of differential transistor pair 208 that defines the delay of the delay stage circuit and, therefore, the oscillation frequency of the ring oscillator. An external bias circuit 214 further provides a bias signal to produce a fine adjustment on the oscillation frequency.

[0064] A current mirror comprising MOSFET device M7, current mirror reference device M9, and a current source 216 is coupled in parallel with selectable load 212 comprising adjustable capacitive device C1 and adjustable resistive device R5. Current mirror reference device M9 and current source 216 produce a reference current that is reproduced by MOSFET device M7 as is known by one of average skill in the art. Similarly, a current mirror reference device M10 and a current source 218 produce the reference current that is mirrored by MOSFET device M8. Current sources 216 and 218 determine the reference current through diode connected current mirror reference devices M9 and M10 thereby setting a constant source-to-gate voltage. The source-to-gate voltage is coupled to the gates of MOSFET devices M7 and M8 to

produce a current in the mosfer devices will be proportional to the produced in mosfer devices mirror reference devices the produced in the current mirror reference devices the produced in the current mirror reference devices. produced in Musker devices MI and MW will be proportional the current mirror reference devices (ara); the current mirror research to a take the current mirror research to a take the current and hy the research to a take the current and hy the research to a take the current management in the current mirror management m the current in the current mirror reference devices (scaling)

the current in the current mirror reference

proportionality determined by the respective reference

proportionality determined my relative to current mirror reference produce a current in the MOSFET devices. proportionality determined by the respective sizes (scalif reference mirror mirror to current mirror of MOSFET device Mo and morror device we relative to dirrent mirror of MOSFET device we relative to dirrent mirror device we relative to dirrent mirror of MOSFET device we relative to dirrent mirror device we relative to direct mirror device we relative to dirrent mirror device we relative to direct mirror device d of MOSFET device MI relative to current mirror reterence of MOSFET device Min if the device are hiseard in the device Ma and Mosfet device Min if the device are hiseard in the device Min if th x-1433 US device My and Moser's action reference devices are however the in the reference devices are ambodiment reference devices are nowever. reterence device MIU In one phone region.

The advices are plased in the load the lo saturation region. In one embodiment, nowever, accordingly, no linear region. The linear region. The linear region are biased in the araling would not necessarily and devices are biased in the araling would not necessarily in the araling would necessarily proportionality in the scaling would not necessarily be flow is since current also current current current current animal levels current solutions in the relative current current solutions in the relative current current solutions in the relative current solutions in the relati devices are plased in the scaling would not eince mirrent from proportionality in relative mirrent flowe eince mirrent from proportionality in the relative mirrent flowe eince mirrent fl reflected in the relative current noint common made

a function of bias feedback noint common after a function of pias feedback noint common made a runction or plas signal levels. Current source 210 allows adjustment of a feedback point common mode. Adjustable capacitive devices cl and cl. and Adjustable capacitive Resistive devices R5 and R5' of selectable and from materials resistive devices and resistive devices and resistive devices rom materials resistive roman resistive devices rom materials resistive roman resi adjustable resistive devices R5 and R5' of selectable loads from gate-to-source and from horren devices and from gate-to-source and from horren devices and from gate-to-source and from horren devices are connected from of the nair of horren devices are connected from pach of the nair of horren devices and 212' are connected from pach of the nair of horren devices and 212' are connected from pach of the nair of horren devices and from horren devices are connected from horren devices and from horren devices 212 and 212, are compected from gate-to-source and gate MT and M8. The delay values of the PMOS delay stage is device of the PMOS delay stage is device of adjustable resistive of land M8. The delay values of adjustable ranacitive device of land M8. The delay values of adjustable ranacitive device of land M8. The delay values of the PMOS delay stage is device of determined by the K-C values capacitive device C1 (and c1).

The Receive capacitive device C1 (and c1). Figure 11 is a schematic block diagram of a PMOS the above the adjustable rigure 11 is a schematic block diagram of the adjustable according an alternate the adjustable the adjustable figure 11 illustrates the adjustable rigure 11 illustrates the adjustable rigure 11 illustrates the adjustable regarded the adjustable delay stage circuit according an alternate embodiment of the adjustable according an alternate according an alternate embodiment of the adjustable according an alternate the adjustable according an alternate the adjustable according an alternate according an alternate the adjustable according an alternate according an alternate according an alternate according an alternate the adjustable according an alternate according according an alternate according according an alternate according according an alternate according accordi Present invention. Figure 11 illustrates the adjustable capacitive device of Figure 11 illustrates device of Figure 11 illustrates adjustable capacitive device and adjustable capacitive of through the presistive device and adjustable capacitive devices of through the presistive devices and adjustable capacitive devices of through the presistive devices and adjustable capacitive devices of through the presistive devices and adjustable capacitive devices of Figure 11 illustrates the adjustable right of Figure 21 illustrates adjustable capacitive device of Figure 21 illustrates adjustable capacitive devices of through the capacitive devices of through the capacitive devices and adjustable capacitive devices of through the capacitive devices of the capacitive devices and adjustable capacitive devices of the capacitive devices of t resistive device and adjustable capacitive device of Figure

capacitive device and adjustable capacitive devices

capacitive devices and adjustable capacitive devices

promising capacitive devices are recierive devices

through capacitive devices are recierive devices

through capacitive devices are recierive devices. 10 as comprising capacitive devices R5 through R8 (and R5' through R8 (and R5') and resistive devices R5 through R8 (and R5') and resistive devices R5 through R8 (and R5') and resistive devices R5 through R8 (and R5') as through R8 (and R5') and resistive devices R5 through R8 (and R5') and resistive R5 (and R5') and resistive R5 (and R5') and r6 (and R5') and r6 (and R5') MJ and W8. and resistive devices ky through ky land ky devices

As can be seen in Figure 11, and cil are normanantiv through R8'). As can be seen in Figure 11, resistive devices of and C1' are permanently and MR.

As can be seen in Figure 11, resistive devices will and MR.

As can be seen in Figure 11, resistive devices will and MR.

As can be seen in Figure 11, resistive devices

MR and MR.

As can be seen in Figure 11, resistive devices

MR and MR.

As can be seen in Figure 11, resistive devices

MR and MR.

As can be seen in Figure 11, resistive devices

MR and MR.

As can be seen in Figure 11, resistive devices

MR and MR.

As can be seen in Figure 11, resistive devices

MR and MR.

As can be seen in Figure 11, resistive devices

MR and MR.

As can be seen in Figure 11, resistive devices

MR and C1' are permanently

MR and MR.

As can be seen in Figure 11, resistive devices

MR and C1' are permanently

MR and MR.

As can be seen in Figure 12, resistive devices

MR and MR.

As can be seen in Figure 12, resistive devices

MR and MR.

As can be seen in Figure 12, resistive devices

MR and RS' and capacitive devices

MR and R5 and R5, and capacitive devices of MOSEET devices M7 and M8, the source-to-mate canacitance the pair of the source-to-mate canacitance coupled across each of the source-to-mate canacitance the source-to-mate complete the source coupled across each of the pair of MOSFET devices MI and ME the source to gate capacitance the source and MR is normal and MR respectively.

Additional, the source-to-gate capacitance in parallel with and M8 is coupled in parallel with and M8 is coupled in parallel with capacitance.

The source-to-gate capacitance with and M8 is coupled in parallel with and M8 is coupled in parallel with and M8 is coupled in parallel with capacitive and capacitance. (not snown) of MOSTETS MI and M8 is coupled in paralle through C4' through C4 and C1' through C4 and C1' through capacitive devices C1 through C4 and C1' through C4' through C The scaled parallel coupled resistive devices R5 through RB and R5' through CA and Cl' through the through R8 and R5' through C4 and C1' through C4' are capacitive devices respectively.

selectively coupled into the PMOS delay stage by switch logic In operation, switch logic 220 selects one or more resistive and capacitive devices to select a delay of the delay stage and consequently the operating frequency of the ring oscillator. Switch logic 220 selects a capacitive device each time it selects a resistive device for each of the pair of MOSFET devices M7 and M8 and vice-versa. example, when switch logic 220 closes, switches S4/S4', capacitive elements C4/C4' and resistive elements R8/R8' are selectively coupled to the gate terminals of MOSFET devices M7 and M8. Similarly, switch logic 220 can selectively close switches S5/S5' and S6/S6' as necessary to produce a desired delay which further characterizes the oscillation frequency of the ring oscillator. In an alternate embodiment, the capacitors may be selected independently from the resistors and vice-versa. As is known to one of average skill in the art, switches S4 through S6 (and S4' through S6') are typically formed as MOSFET switches characterized by a very low on resistance and a very high off resistance. At least one resistive device may be formed as a resistor configured MOSFET or a traditional resistive device. Similarly, at least one capacitive device may be formed as a capacitor configured MOSFET or a traditional capacitive device.

[0068] Figure 12 is a graph of a PMOS delay stage response according to one embodiment of the present invention. The PMOS delay stage utilizes negative feedback from the output oscillation signal back to MOSFET devices M7 and M8. At low frequencies, the negative feedback is coupled through the resistive elements, namely, resistive elements R5 through R8 (and R5' through R8') of Figure 11, to the gates of MOSFET M7 and M8 and reduces gain as shown by response line 222 away from the oscillation frequency. At the oscillation frequency, the R-C value of selectable load 212 is at a maximum value as illustrated by response line 224. As the frequency increases beyond the peak value, the decreasing impedance value of the capacitive elements of selectable load

212 reduces the gain of MOSFET devices M7 and M8 causing the peak response to roll off. In one embodiment of the present invention, capacitive devices C1 through C4 (and C1' through C4') and resistive devices R5 through R8 (and R5' through R8') are selected to define a total delay through the ring oscillator resulting in oscillation frequencies of 2.5, 3.125, 4.0 and 5.0 GHz.

Figure 13 is a flowchart of a method according to one embodiment of the present invention. A delay stage circuit receives a frequency control signal (step 228) that selects a delay of the delay stage circuit and ultimately an oscillation frequency of a ring oscillator. The invention further includes selectively coupling at least one resistor to an active load (step 232) and optionally coupling at least one capacitor to the active load (step 236). The at least one resistor and the at least one capacitor generate an R-C time constant of the active load that determines the delay of the delay stage circuit. The delay stage receives a bias signal to adjust a frequency of oscillation (step 240). The bias signal determines an operating current level in a differential transistor pair further adjusting the delay of the delay stage circuit. The differential transistor pair receives an input oscillation signal (step 244). The delay produced by the bias current and by the active load R-C time constant will produce a corresponding delayed output oscillation (step 248).

[0070] The invention disclosed herein is susceptible to various modifications and alternative forms. Specific embodiments therefore have been shown by way of example in the drawings and detailed description. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the invention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the claims.